9 hours

Senior ASIC Design Engineer

San Jose, CA
  • Job Code
Job Title: Senior ASIC Design Engineer 154661

Primary Location United States-California-San Jose
Job: Design Engineering
Schedule: Full-time

Xilinx is the leading provider of All Programmable FPGAs, SoCs, MPSoCs and 3DICs. Xilinx's all-programmable devices are designed into tens of thousands of products that improve the quality of the everyday lives of billions of people worldwide. For over 30 years, Xilinx has been behind some of the greatest advancements in technology and science - from the industry's first fabless semiconductor model to the NASA Curiosity Mars Rover, to today's autonomous vehicles and hyperscale data centers. Xilinx uniquely enables applications that are both software-defined, yet hardware optimized - enabling smart, connected and differentiated applications across technology's biggest megatrends, including Machine Learning, 5G Wireless, Embedded Vision, Industrial IoT and Cloud Computing and more. 

If you are a passionate, innovative and an out-of-the-box thinker that enjoys challenging projects, Xilinx is the right place for you. Our global team is growing and we are looking for bold, collaborative, and creative people to help deliver groundbreaking technologies that enable our customers to differentiate. Come do your best work and live your best life through collaboration, wellness and giving back to your community as a member of the ONEXILINX team.

Senior ASIC Design Engineer

Xilinx' design team seeks a candidate for design of a memory controller of latest cutting edge DDR technologies.



  • Writing documentation and specs
  • Writing RTL in Verilog
  • Interact with other engineering teams for physical design and software.
  • Contribute to methodology
  • responsible for all design analysis.for backend STA, CDC, Power. #ey



  • Master's Degree in Electrical Engineering with 5 plus years experience or PhD Electrical Engineering with 2 plus years experience.
  • Demonstrated knowledge of DDR memory technology: DDR4/5. LPDDR3/4, HBM
  • Working knowledge of the definition of micro-architecture
  • Fluent with RTL Verilog and Hardware modeling
  • Ability to develop efficient, testable, scalable and well-documented RTL code
  • Experience with industry standard simulation, waveform debugging
  • Familiarity with synthesis, simulation, static timing, CDC-analysis
  • Understanding of logic low power design techniques and clock gating concepts
  • The individual should be knowledgeable of Verilog and SystemVerilog and familiar with scripting languages (Python, Perl) for automating solutions.
  • Good communication skills, self-motivation and teamwork are required 




Job Posting: Jan 12, 2018, 5:15:36 PM

Xilinx is an equal opportunity and affirmative action employer. Applicants and employees are treated throughout the employment process without regard to race, color, religion, national origin, citizenship, age, sex, marital status, ancestry, physical or mental disability, veteran status, gender Identity or sexual orientation. The self-identification information requested is not gathered for employment decisions. It is used only for compliance with US Federal laws. Your responses are strictly voluntary, and any information provided will remain confidential. If you choose not to "self-identify", you will not be subject to any adverse treatment.


Before you go...

Our free job seeker tools include alerts for new jobs, saving your favorites, optimized job matching, and more! Just enter your email below.

Share this job:

Senior ASIC Design Engineer

San Jose, CA

Share this job

Senior ASIC Design Engineer

San Jose, CA

Separate email addresses with commas

Enter valid email address for sender.

Join us to start saving your Favorite Jobs!

Sign In Create Account
Powered ByCareerCast